## Notice of References Cited Application/Control No. 10/664,190 Examiner JAMES C. KERVEROS Applicant(s)/Patent Under Reexamination ZORIAN ET AL. Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,000,051 A	12-1999	Nadeau-Dostie et al.	714/727
*	В	US-6,085,334 A	07-2000	Giles et al.	714/7
*	С	US-6,560,740 B1	05-2003	Zuraski et al.	714/733
*	D	US-6,587,979 B1	07-2003	Kraus et al.	714/720
*	Е	US-2004/0006729 A1	01-2004	Pendurkar, Rajesh Y.	714/733
*	F	US-6,769,081 B1	07-2004	Parulkar, Ishwardutt	714/733
	G	US-			
	н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	·				
	0					
	Р					
	Q					
	R					
	s					W
	Т					

## NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	Fang et al. "Power-constrained embedded memory BIST architecture", 3 Nov. 2003, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Pages:451-458.
	٧	Benso et al., "Programmable built-in self-testing of embedded RAM clusters in system-on-chip architectures", Communications Magazine, IEEE, Volume 41, Issue 9, Sept. 2003 Pages:90 - 97.
	w	
	X ·	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.